2020-01-20 11:25:51 +00:00
|
|
|
/*
|
|
|
|
* This file is part of the MicroPython project, http://micropython.org/
|
|
|
|
*
|
|
|
|
* The MIT License (MIT)
|
|
|
|
*
|
|
|
|
* Copyright (c) 2019 Damien P. George
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
// Options controlling how MicroPython is built, overriding defaults in py/mpconfig.h
|
|
|
|
|
|
|
|
// Board specific definitions
|
|
|
|
#include "mpconfigboard.h"
|
2021-05-26 12:19:38 +01:00
|
|
|
#include "fsl_common.h"
|
2021-10-20 20:24:20 +01:00
|
|
|
#include "lib/nxp_driver/sdk/CMSIS/Include/core_cm7.h"
|
2020-01-20 11:25:51 +00:00
|
|
|
|
2021-06-06 07:11:20 +01:00
|
|
|
uint32_t trng_random_u32(void);
|
|
|
|
|
2021-10-20 20:24:20 +01:00
|
|
|
// Config level
|
|
|
|
#define MICROPY_CONFIG_ROM_LEVEL (MICROPY_CONFIG_ROM_LEVEL_FULL_FEATURES)
|
|
|
|
|
2020-01-20 11:25:51 +00:00
|
|
|
// Memory allocation policies
|
2023-01-12 21:02:26 +00:00
|
|
|
#if MICROPY_HW_SDRAM_AVAIL
|
|
|
|
#define MICROPY_GC_STACK_ENTRY_TYPE uint32_t
|
|
|
|
#else
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MICROPY_GC_STACK_ENTRY_TYPE uint16_t
|
2023-01-12 21:02:26 +00:00
|
|
|
#endif
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MICROPY_ALLOC_PARSE_CHUNK_INIT (32)
|
|
|
|
#define MICROPY_ALLOC_PATH_MAX (256)
|
|
|
|
|
2021-05-26 12:19:38 +01:00
|
|
|
// MicroPython emitters
|
|
|
|
#define MICROPY_PERSISTENT_CODE_LOAD (1)
|
|
|
|
#define MICROPY_EMIT_THUMB (1)
|
|
|
|
#define MICROPY_EMIT_INLINE_THUMB (1)
|
|
|
|
|
2021-09-17 07:25:33 +01:00
|
|
|
// Optimisations
|
2020-01-20 11:25:51 +00:00
|
|
|
|
|
|
|
// Python internal features
|
2022-05-04 03:24:43 +01:00
|
|
|
#define MICROPY_TRACKED_ALLOC (MICROPY_SSL_MBEDTLS)
|
2021-05-07 14:21:09 +01:00
|
|
|
#define MICROPY_READER_VFS (1)
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MICROPY_ENABLE_GC (1)
|
2021-05-07 14:21:09 +01:00
|
|
|
#define MICROPY_ENABLE_EMERGENCY_EXCEPTION_BUF (1)
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MICROPY_LONGINT_IMPL (MICROPY_LONGINT_IMPL_MPZ)
|
2021-05-18 16:27:00 +01:00
|
|
|
#define MICROPY_SCHEDULER_DEPTH (8)
|
2021-05-07 14:21:09 +01:00
|
|
|
#define MICROPY_VFS (1)
|
2021-05-07 08:42:26 +01:00
|
|
|
#define MICROPY_MODULE_FROZEN_MPY (1)
|
|
|
|
#define MICROPY_QSTR_EXTRA_POOL mp_qstr_frozen_const_pool
|
2020-01-20 11:25:51 +00:00
|
|
|
|
|
|
|
// Control over Python builtins
|
2021-05-06 19:35:33 +01:00
|
|
|
#define MICROPY_PY_BUILTINS_HELP_TEXT mimxrt_help_text
|
2021-05-07 14:21:09 +01:00
|
|
|
#define MICROPY_PY_SYS_PLATFORM "mimxrt"
|
2020-01-20 11:25:51 +00:00
|
|
|
|
|
|
|
// Extended modules
|
2021-05-26 12:19:38 +01:00
|
|
|
#define MICROPY_EPOCH_IS_1970 (1)
|
2022-01-07 13:02:04 +00:00
|
|
|
#define MICROPY_PY_USSL_FINALISER (MICROPY_PY_USSL)
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MICROPY_PY_UTIME_MP_HAL (1)
|
2022-03-03 11:50:40 +00:00
|
|
|
#define MICROPY_PY_UOS_INCLUDEFILE "ports/mimxrt/moduos.c"
|
2021-07-03 17:39:17 +01:00
|
|
|
#define MICROPY_PY_OS_DUPTERM (3)
|
2022-03-03 11:50:40 +00:00
|
|
|
#define MICROPY_PY_UOS_DUPTERM_NOTIFY (1)
|
|
|
|
#define MICROPY_PY_UOS_UNAME (1)
|
2021-06-06 07:11:20 +01:00
|
|
|
#define MICROPY_PY_URANDOM_SEED_INIT_FUNC (trng_random_u32())
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MICROPY_PY_MACHINE (1)
|
2021-05-26 12:19:38 +01:00
|
|
|
#define MICROPY_PY_MACHINE_PIN_MAKE_NEW mp_pin_make_new
|
2021-08-19 21:00:38 +01:00
|
|
|
#define MICROPY_PY_MACHINE_BITSTREAM (1)
|
2021-06-19 09:51:45 +01:00
|
|
|
#define MICROPY_PY_MACHINE_PULSE (1)
|
mimxrt: Support PWM using the FLEXPWM and QTMR modules.
Frequency range 15Hz/18Hz to > 1 MHz, with decreasing resolution of the
duty cycle. The basic API is supported as documentated, except that
keyword parameters are accepted for both the instatiaton and the
PWM.init() call.
Extensions: support PWM for channel pairs. Channel pairs are declared by
supplying 2-element tuples for the pins. The two channels of a pair must
be the A/B channel of a FLEXPWM module. These form than a complementary
pair.
Additional supported keyword arguments:
- center=value Defines the center position of a pulse within the pulse
cycle. The align keyword is actually shortcut for center.
- sync=True|False: If set to True, the channels will be synchronized to a
submodule 0 channel, which has already to be enabled.
- align=PWM.MIDDLE | PMW.BEGIN | PWM.END. It defines, whether synchronized
channels are Center-Aligned or Edge-aligned. The channels must be either
complementary a channel pair or a group of synchronized channels. It may
as well be applied to a single channel, but withiout any benefit.
- invert= 0..3. Controls ouput inversion of the pins. Bit 0 controls the
first pin, bit 1 the second.
- deadtime=time_ns time of complementary channels for delaying the rising
slope.
- xor=0|1|2 xor causes the output of channel A and B to be xored. If
applied to a X channel, it shows the value oif A ^ B. If applied to an A
or B channel, both channel show the xored signal for xor=1. For xor=2,
the xored signal is split between channels A and B. See also the
Reference Manual, chapter about double pulses. The behavior of xor=2 can
also be achieved using the center method for locating a pulse within a
clock period.
The output is enabled for board pins only.
CPU pins may still be used for FLEXPWM, e.g. as sync source, but the signal
will not be routed to the output. That applies only to FLEXPWM pins. The
use of QTMR pins which are not board pins will be rejected.
As part of this commit, the _WFE() statement is removed from
ticks_delay_us64() to prevent PWM glitching during calls to sleep().
2021-07-26 11:48:25 +01:00
|
|
|
#define MICROPY_PY_MACHINE_PWM (1)
|
|
|
|
#define MICROPY_PY_MACHINE_PWM_INIT (1)
|
|
|
|
#define MICROPY_PY_MACHINE_PWM_DUTY_U16_NS (1)
|
|
|
|
#define MICROPY_PY_MACHINE_PWM_INCLUDEFILE "ports/mimxrt/machine_pwm.c"
|
2021-05-26 12:19:38 +01:00
|
|
|
#define MICROPY_PY_MACHINE_I2C (1)
|
2021-11-29 17:50:34 +00:00
|
|
|
#ifndef MICROPY_PY_MACHINE_I2S
|
|
|
|
#define MICROPY_PY_MACHINE_I2S (0)
|
|
|
|
#endif
|
2021-09-02 03:37:00 +01:00
|
|
|
#define MICROPY_PY_MACHINE_SOFTI2C (1)
|
2021-05-26 12:19:38 +01:00
|
|
|
#define MICROPY_PY_MACHINE_SPI (1)
|
2021-09-02 03:39:28 +01:00
|
|
|
#define MICROPY_PY_MACHINE_SOFTSPI (1)
|
2022-10-27 04:43:03 +01:00
|
|
|
#define MICROPY_PY_MACHINE_TIMER (1)
|
2023-02-12 13:15:08 +00:00
|
|
|
#define MICROPY_SOFT_TIMER_TICKS_MS systick_ms
|
2021-09-02 03:39:50 +01:00
|
|
|
#define MICROPY_PY_ONEWIRE (1)
|
2021-09-19 21:08:51 +01:00
|
|
|
#define MICROPY_PY_UPLATFORM (1)
|
2020-01-20 11:25:51 +00:00
|
|
|
|
2021-08-01 10:20:39 +01:00
|
|
|
// fatfs configuration used in ffconf.h
|
|
|
|
#define MICROPY_FATFS_ENABLE_LFN (1)
|
|
|
|
#define MICROPY_FATFS_RPATH (2)
|
|
|
|
#define MICROPY_FATFS_MAX_SS (4096)
|
|
|
|
#define MICROPY_FATFS_LFN_CODE_PAGE 437 /* 1=SFN/ANSI 437=LFN/U.S.(OEM) */
|
|
|
|
|
2021-07-03 17:39:17 +01:00
|
|
|
// If MICROPY_PY_LWIP is defined, add network support
|
|
|
|
#if MICROPY_PY_LWIP
|
|
|
|
|
|
|
|
#define MICROPY_PY_NETWORK (1)
|
|
|
|
#define MICROPY_PY_USOCKET (1)
|
|
|
|
#define MICROPY_PY_UWEBSOCKET (1)
|
|
|
|
#define MICROPY_PY_WEBREPL (1)
|
|
|
|
#define MICROPY_PY_UHASHLIB_SHA1 (1)
|
|
|
|
#define MICROPY_PY_LWIP_SOCK_RAW (1)
|
|
|
|
#define MICROPY_HW_ETH_MDC (1)
|
|
|
|
|
|
|
|
// Prevent the "LWIP task" from running.
|
|
|
|
#define MICROPY_PY_LWIP_ENTER MICROPY_PY_PENDSV_ENTER
|
|
|
|
#define MICROPY_PY_LWIP_REENTER MICROPY_PY_PENDSV_REENTER
|
|
|
|
#define MICROPY_PY_LWIP_EXIT MICROPY_PY_PENDSV_EXIT
|
|
|
|
|
2023-02-01 03:19:45 +00:00
|
|
|
#ifndef MICROPY_PY_NETWORK_HOSTNAME_DEFAULT
|
|
|
|
#define MICROPY_PY_NETWORK_HOSTNAME_DEFAULT "mpy-mimxrt"
|
|
|
|
#endif
|
|
|
|
|
2021-07-03 17:39:17 +01:00
|
|
|
#endif
|
|
|
|
|
|
|
|
// For regular code that wants to prevent "background tasks" from running.
|
|
|
|
// These background tasks (LWIP, Bluetooth) run in PENDSV context.
|
|
|
|
// TODO: Check for the settings of the STM32 port in irq.h
|
2022-02-23 13:15:27 +00:00
|
|
|
#define NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003)
|
|
|
|
#define IRQ_PRI_PENDSV NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 15, 0)
|
|
|
|
#define MICROPY_PY_PENDSV_ENTER uint32_t atomic_state = raise_irq_pri(IRQ_PRI_PENDSV);
|
|
|
|
#define MICROPY_PY_PENDSV_REENTER atomic_state = raise_irq_pri(IRQ_PRI_PENDSV);
|
|
|
|
#define MICROPY_PY_PENDSV_EXIT restore_irq_pri(atomic_state);
|
2021-07-03 17:39:17 +01:00
|
|
|
|
2020-01-20 11:25:51 +00:00
|
|
|
// Hooks to add builtins
|
|
|
|
|
2021-05-26 12:19:38 +01:00
|
|
|
__attribute__((always_inline)) static inline void enable_irq(uint32_t state) {
|
|
|
|
__set_PRIMASK(state);
|
|
|
|
}
|
|
|
|
|
|
|
|
__attribute__((always_inline)) static inline uint32_t disable_irq(void) {
|
|
|
|
uint32_t state = __get_PRIMASK();
|
2021-07-20 07:18:18 +01:00
|
|
|
__disable_irq();
|
2021-05-26 12:19:38 +01:00
|
|
|
return state;
|
|
|
|
}
|
|
|
|
|
2021-11-10 12:59:09 +00:00
|
|
|
static inline uint32_t raise_irq_pri(uint32_t pri) {
|
|
|
|
uint32_t basepri = __get_BASEPRI();
|
|
|
|
// If non-zero, the processor does not process any exception with a
|
|
|
|
// priority value greater than or equal to BASEPRI.
|
|
|
|
// When writing to BASEPRI_MAX the write goes to BASEPRI only if either:
|
|
|
|
// - Rn is non-zero and the current BASEPRI value is 0
|
|
|
|
// - Rn is non-zero and less than the current BASEPRI value
|
|
|
|
pri <<= (8 - __NVIC_PRIO_BITS);
|
|
|
|
__ASM volatile ("msr basepri_max, %0" : : "r" (pri) : "memory");
|
|
|
|
return basepri;
|
|
|
|
}
|
|
|
|
|
|
|
|
// "basepri" should be the value returned from raise_irq_pri
|
|
|
|
static inline void restore_irq_pri(uint32_t basepri) {
|
|
|
|
__set_BASEPRI(basepri);
|
|
|
|
}
|
|
|
|
|
2021-05-26 12:19:38 +01:00
|
|
|
#define MICROPY_BEGIN_ATOMIC_SECTION() disable_irq()
|
|
|
|
#define MICROPY_END_ATOMIC_SECTION(state) enable_irq(state)
|
|
|
|
|
2021-07-03 17:39:17 +01:00
|
|
|
#if defined(MICROPY_HW_ETH_MDC)
|
|
|
|
extern const struct _mp_obj_type_t network_lan_type;
|
|
|
|
#define MICROPY_HW_NIC_ETH { MP_ROM_QSTR(MP_QSTR_LAN), MP_ROM_PTR(&network_lan_type) },
|
|
|
|
#else
|
|
|
|
#define MICROPY_HW_NIC_ETH
|
|
|
|
#endif
|
2020-01-20 11:25:51 +00:00
|
|
|
|
2022-03-09 22:54:44 +00:00
|
|
|
#ifndef MICROPY_BOARD_NETWORK_INTERFACES
|
|
|
|
#define MICROPY_BOARD_NETWORK_INTERFACES
|
|
|
|
#endif
|
|
|
|
|
2021-07-03 17:39:17 +01:00
|
|
|
#define MICROPY_PORT_NETWORK_INTERFACES \
|
|
|
|
MICROPY_HW_NIC_ETH \
|
2022-03-09 22:54:44 +00:00
|
|
|
MICROPY_BOARD_NETWORK_INTERFACES \
|
2020-01-20 11:25:51 +00:00
|
|
|
|
2021-05-18 16:27:00 +01:00
|
|
|
#define MICROPY_HW_PIT_NUM_CHANNELS 3
|
|
|
|
|
2021-10-20 20:24:20 +01:00
|
|
|
#ifndef MICROPY_BOARD_ROOT_POINTERS
|
|
|
|
#define MICROPY_BOARD_ROOT_POINTERS
|
|
|
|
#endif
|
|
|
|
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MP_STATE_PORT MP_STATE_VM
|
|
|
|
|
|
|
|
// Miscellaneous settings
|
2021-10-20 20:24:20 +01:00
|
|
|
#ifndef MICROPY_EVENT_POLL_HOOK
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MICROPY_EVENT_POLL_HOOK \
|
|
|
|
do { \
|
|
|
|
extern void mp_handle_pending(bool); \
|
|
|
|
mp_handle_pending(true); \
|
2022-10-22 20:28:42 +01:00
|
|
|
__WFE(); \
|
2020-01-20 11:25:51 +00:00
|
|
|
} while (0);
|
2021-10-20 20:24:20 +01:00
|
|
|
#endif
|
2020-01-20 11:25:51 +00:00
|
|
|
|
|
|
|
#define MICROPY_MAKE_POINTER_CALLABLE(p) ((void *)((mp_uint_t)(p) | 1))
|
|
|
|
|
2021-11-29 17:50:34 +00:00
|
|
|
#define MP_HAL_CLEANINVALIDATE_DCACHE(addr, size) \
|
|
|
|
(SCB_CleanInvalidateDCache_by_Addr((uint32_t *)((uint32_t)addr & ~0x1f), \
|
|
|
|
((uint32_t)((uint8_t *)addr + size + 0x1f) & ~0x1f) - ((uint32_t)addr & ~0x1f)))
|
|
|
|
|
2021-05-26 12:19:38 +01:00
|
|
|
#define MP_HAL_CLEAN_DCACHE(addr, size) \
|
|
|
|
(SCB_CleanDCache_by_Addr((uint32_t *)((uint32_t)addr & ~0x1f), \
|
|
|
|
((uint32_t)((uint8_t *)addr + size + 0x1f) & ~0x1f) - ((uint32_t)addr & ~0x1f)))
|
|
|
|
|
2020-01-20 11:25:51 +00:00
|
|
|
#define MP_SSIZE_MAX (0x7fffffff)
|
|
|
|
typedef int mp_int_t; // must be pointer size
|
|
|
|
typedef unsigned mp_uint_t; // must be pointer size
|
|
|
|
typedef long mp_off_t;
|
|
|
|
|
2021-05-26 12:19:38 +01:00
|
|
|
// Need an implementation of the log2 function which is not a macro.
|
|
|
|
#define MP_NEED_LOG2 (1)
|
|
|
|
|
2020-01-20 11:25:51 +00:00
|
|
|
// Need to provide a declaration/definition of alloca()
|
|
|
|
#include <alloca.h>
|