2015-06-10 13:06:48 +01:00
|
|
|
/*
|
2017-06-30 08:22:17 +01:00
|
|
|
* This file is part of the MicroPython project, http://micropython.org/
|
2015-06-10 13:06:48 +01:00
|
|
|
*
|
|
|
|
* The MIT License (MIT)
|
|
|
|
*
|
|
|
|
* Copyright (c) 2015 Damien P. George
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2018-02-15 04:47:04 +00:00
|
|
|
#ifndef MICROPY_INCLUDED_STM32_DMA_H
|
|
|
|
#define MICROPY_INCLUDED_STM32_DMA_H
|
2016-03-22 10:28:35 +00:00
|
|
|
|
|
|
|
typedef struct _dma_descr_t dma_descr_t;
|
|
|
|
|
2018-05-28 09:10:53 +01:00
|
|
|
#if defined(STM32F0) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7)
|
2016-03-22 10:28:35 +00:00
|
|
|
|
|
|
|
extern const dma_descr_t dma_I2C_1_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_3_RX;
|
2016-11-25 00:21:18 +00:00
|
|
|
extern const dma_descr_t dma_I2C_4_RX;
|
2016-03-22 10:28:35 +00:00
|
|
|
extern const dma_descr_t dma_I2C_3_RX;
|
|
|
|
extern const dma_descr_t dma_I2C_2_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_2_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_2_TX;
|
|
|
|
extern const dma_descr_t dma_I2C_3_TX;
|
2016-11-25 00:21:18 +00:00
|
|
|
extern const dma_descr_t dma_I2C_4_TX;
|
2016-03-22 10:28:35 +00:00
|
|
|
extern const dma_descr_t dma_DAC_1_TX;
|
|
|
|
extern const dma_descr_t dma_DAC_2_TX;
|
|
|
|
extern const dma_descr_t dma_SPI_3_TX;
|
|
|
|
extern const dma_descr_t dma_I2C_1_TX;
|
|
|
|
extern const dma_descr_t dma_I2C_2_TX;
|
2018-09-11 08:20:34 +01:00
|
|
|
extern const dma_descr_t dma_SDMMC_2;
|
2016-03-22 10:28:35 +00:00
|
|
|
extern const dma_descr_t dma_SPI_1_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_5_RX;
|
2018-09-11 08:20:34 +01:00
|
|
|
extern const dma_descr_t dma_SDIO_0;
|
2016-03-22 10:28:35 +00:00
|
|
|
extern const dma_descr_t dma_SPI_4_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_5_TX;
|
|
|
|
extern const dma_descr_t dma_SPI_4_TX;
|
|
|
|
extern const dma_descr_t dma_SPI_6_TX;
|
|
|
|
extern const dma_descr_t dma_SPI_1_TX;
|
2018-09-11 08:20:34 +01:00
|
|
|
extern const dma_descr_t dma_SDMMC_2;
|
2016-03-22 10:28:35 +00:00
|
|
|
extern const dma_descr_t dma_SPI_6_RX;
|
2018-09-11 08:20:34 +01:00
|
|
|
extern const dma_descr_t dma_SDIO_0;
|
2016-03-22 10:28:35 +00:00
|
|
|
|
2018-03-16 23:42:50 +00:00
|
|
|
#elif defined(STM32L4)
|
2016-03-22 10:28:35 +00:00
|
|
|
|
|
|
|
extern const dma_descr_t dma_ADC_1_RX;
|
|
|
|
extern const dma_descr_t dma_ADC_2_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_1_RX;
|
|
|
|
extern const dma_descr_t dma_I2C_3_TX;
|
|
|
|
extern const dma_descr_t dma_ADC_3_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_1_TX;
|
|
|
|
extern const dma_descr_t dma_I2C_3_RX;
|
|
|
|
extern const dma_descr_t dma_DAC_1_TX;
|
|
|
|
extern const dma_descr_t dma_SPI_2_RX;
|
|
|
|
extern const dma_descr_t dma_I2C_2_TX;
|
|
|
|
extern const dma_descr_t dma_DAC_2_TX;
|
|
|
|
extern const dma_descr_t dma_SPI_2_TX;
|
|
|
|
extern const dma_descr_t dma_I2C_2_RX;
|
|
|
|
extern const dma_descr_t dma_I2C_1_TX;
|
|
|
|
extern const dma_descr_t dma_I2C_1_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_3_RX;
|
|
|
|
extern const dma_descr_t dma_SPI_3_TX;
|
2018-09-11 08:20:34 +01:00
|
|
|
extern const dma_descr_t dma_SDIO_0;
|
2016-03-22 10:28:35 +00:00
|
|
|
|
|
|
|
#endif
|
2015-11-16 01:02:43 +00:00
|
|
|
|
|
|
|
typedef union {
|
|
|
|
uint16_t enabled; // Used to test if both counters are == 0
|
|
|
|
uint8_t counter[2];
|
|
|
|
} dma_idle_count_t;
|
|
|
|
extern volatile dma_idle_count_t dma_idle;
|
|
|
|
#define DMA_IDLE_ENABLED() (dma_idle.enabled != 0)
|
|
|
|
|
2015-11-24 15:40:59 +00:00
|
|
|
#define DMA_SYSTICK_MASK 0x0e
|
2015-11-16 01:02:43 +00:00
|
|
|
#define DMA_MSECS_PER_SYSTICK (DMA_SYSTICK_MASK + 1)
|
|
|
|
#define DMA_IDLE_TICK_MAX (8) // 128 msec
|
|
|
|
#define DMA_IDLE_TICK(tick) (((tick) & DMA_SYSTICK_MASK) == 0)
|
|
|
|
|
2015-06-22 14:24:59 +01:00
|
|
|
|
2018-09-11 08:18:06 +01:00
|
|
|
void dma_init(DMA_HandleTypeDef *dma, const dma_descr_t *dma_descr, uint32_t dir, void *data);
|
|
|
|
void dma_init_handle(DMA_HandleTypeDef *dma, const dma_descr_t *dma_descr, uint32_t dir, void *data);
|
2016-03-22 10:28:35 +00:00
|
|
|
void dma_deinit(const dma_descr_t *dma_descr);
|
|
|
|
void dma_invalidate_channel(const dma_descr_t *dma_descr);
|
2015-11-24 15:40:59 +00:00
|
|
|
void dma_idle_handler(int controller);
|
2016-03-22 10:28:35 +00:00
|
|
|
|
2018-02-15 04:47:04 +00:00
|
|
|
#endif // MICROPY_INCLUDED_STM32_DMA_H
|