mirrors
/
micropython
mirror of https://github.com/micropython/micropython.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
micropython/ports/stm32/boards/stm32f411_af.csv

21 KiB
Raw Permalink Blame History

1Port Pin AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11AF12 AF13AF14AF15 ADC
2SYS_AF TIM1/TIM2 TIM3/TIM4/TIM5TIM9/TIM10/TIM11I2C1/I2C2/I2C3SPI1/I2S1/SPI2/I2S2/SPI3/I2S3SPI2/I2S2/SPI3/I2S3/SPI4/I2S4/SPI5/I2S5SPI3/I2S3/USART1/USART2USART6 I2C2/I2C3SDIO ADC
3PortAPA0 TIM2_CH1/TIM2_ETRTIM5_CH1 USART2_CTS EVENTOUTADC1_IN0
4PortAPA1 TIM2_CH2 TIM5_CH2 SPI4_MOSI/I2S4_SD USART2_RTS EVENTOUTADC1_IN1
5PortAPA2 TIM2_CH3 TIM5_CH3 TIM9_CH1 I2S2_CKIN USART2_TX EVENTOUTADC1_IN2
6PortAPA3 TIM2_CH4 TIM5_CH4 TIM9_CH2 I2S2_MCK USART2_RX EVENTOUTADC1_IN3
7PortAPA4 SPI1_NSS/I2S1_WS SPI3_NSS/I2S3_WS USART2_CK EVENTOUTADC1_IN4
8PortAPA5 TIM2_CH1/TIM2_ETRSPI1_SCK/I2S1_CK EVENTOUTADC1_IN5
9PortAPA6 TIM1_BKIN TIM3_CH1 SPI1_MISO I2S2_MCK SDIO_CMDEVENTOUTADC1_IN6
10PortAPA7 TIM1_CH1N TIM3_CH2 SPI1_MOSI/I2S1_SD EVENTOUTADC1_IN7
11PortAPA8 MCO_1 TIM1_CH1 I2C3_SCL USART1_CK USB_FS_SOF SDIO_D1 EVENTOUT
12PortAPA9 TIM1_CH2 I2C3_SMBA USART1_TX USB_FS_VBUSSDIO_D2 EVENTOUT
13PortAPA10TIM1_CH3 SPI5_MOSI/I2S5_SD USART1_RX USB_FS_ID EVENTOUT
14PortAPA11TIM1_CH4 SPI4_MISO USART1_CTS USART6_TXUSB_FS_DM EVENTOUT
15PortAPA12TIM1_ETR SPI5_MISO USART1_RTS USART6_RXUSB_FS_DP EVENTOUT
16PortAPA13JTMS/SWDIO EVENTOUT
17PortAPA14JTCK/SWCLK EVENTOUT
18PortAPA15JTDI TIM2_CH1/TIM2_ETRSPI1_NSS/I2S1_WS SPI3_NSS/I2S3_WS USART1_TX EVENTOUT
19PortBPB0 TIM1_CH2N TIM3_CH3 SPI5_SCK/I2S5_CK EVENTOUTADC1_IN8
20PortBPB1 TIM1_CH3N TIM3_CH4 SPI5_NSS/I2S5_WS EVENTOUTADC1_IN9
21PortBPB2 EVENTOUT
22PortBPB3 JTDO/TRACESWOTIM2_CH2 SPI1_SCK/I2S1_CK SPI3_SCK/I2S3_CK USART1_RX I2C2_SDA EVENTOUT
23PortBPB4 JTRST TIM3_CH1 SPI1_MISO SPI3_MISO I2S3ext_SD I2C3_SDA SDIO_D0 EVENTOUT
24PortBPB5 TIM3_CH2 I2C1_SMBA SPI1_MOSI/I2S1_SD SPI3_MOSI/I2S3_SD SDIO_D3 EVENTOUT
25PortBPB6 TIM4_CH1 I2C1_SCL USART1_TX EVENTOUT
26PortBPB7 TIM4_CH2 I2C1_SDA USART1_RX SDIO_D0 EVENTOUT
27PortBPB8 TIM4_CH3 TIM10_CH1 I2C1_SCL SPI5_MOSI/I2S5_SD I2C3_SDA SDIO_D4 EVENTOUT
28PortBPB9 TIM4_CH4 TIM11_CH1 I2C1_SDA SPI2_NSS/I2S2_WS I2C2_SDA SDIO_D5 EVENTOUT
29PortBPB10TIM2_CH3 I2C2_SCL SPI2_SCK/I2S2_CK I2S3_MCK SDIO_D7 EVENTOUT
30PortBPB11TIM2_CH4 I2C2_SDA I2S2_CKIN EVENTOUT
31PortBPB12TIM1_BKIN I2C2_SMBA SPI2_NSS/I2S2_WS SPI4_NSS/I2S4_WS SPI3_SCK/I2S3_CK EVENTOUT
32PortBPB13TIM1_CH1N SPI2_SCK/I2S2_CK SPI4_SCK/I2S4_CK EVENTOUT
33PortBPB14TIM1_CH2N SPI2_MISO I2S2ext_SD SDIO_D6 EVENTOUT
34PortBPB15RTC_50Hz TIM1_CH3N SPI2_MOSI/I2S2_SD SDIO_CK EVENTOUT
35PortCPC0 EVENTOUTADC1_IN10
36PortCPC1 EVENTOUTADC1_IN11
37PortCPC2 SPI2_MISO I2S2ext_SD EVENTOUTADC1_IN12
38PortCPC3 SPI2_MOSI/I2S2_SD EVENTOUTADC1_IN13
39PortCPC4 EVENTOUTADC1_IN14
40PortCPC5 EVENTOUTADC1_IN15
41PortCPC6 TIM3_CH1 I2S2_MCK USART6_TXSDIO_D6 EVENTOUT
42PortCPC7 TIM3_CH2 SPI2_SCK/I2S2_CK I2S3_MCK USART6_RXSDIO_D7 EVENTOUT
43PortCPC8 TIM3_CH3 USART6_CKSDIO_D0 EVENTOUT
44PortCPC9 MCO_2 TIM3_CH4 I2C3_SDA I2S2_CKIN SDIO_D1 EVENTOUT
45PortCPC10SPI3_SCK/I2S3_CK SDIO_D2 EVENTOUT
46PortCPC11I2S3ext_SD SPI3_MISO SDIO_D3 EVENTOUT
47PortCPC12SPI3_MOSI/I2S3_SD SDIO_CK EVENTOUT
48PortCPC13EVENTOUT
49PortCPC14EVENTOUT
50PortCPC15EVENTOUT
51PortDPD0 EVENTOUT
52PortDPD1 EVENTOUT
53PortDPD2 TIM3_ETR SDIO_CMDEVENTOUT
54PortDPD3 SPI2_SCK/I2S2_CK USART2_CTS EVENTOUT
55PortDPD4 USART2_RTS EVENTOUT
56PortDPD5 USART2_TX EVENTOUT
57PortDPD6 SPI3_MOSI/I2S3_SD USART2_RX EVENTOUT
58PortDPD7 USART2_CK EVENTOUT
59PortDPD8 EVENTOUT
60PortDPD9 EVENTOUT
61PortDPD10EVENTOUT
62PortDPD11EVENTOUT
63PortDPD12TIM4_CH1 EVENTOUT
64PortDPD13TIM4_CH2 EVENTOUT
65PortDPD14TIM4_CH3 EVENTOUT
66PortDPD15TIM4_CH4 EVENTOUT
67PortEPE0 TIM4_ETR EVENTOUT
68PortEPE1 EVENTOUT
69PortEPE2 TRACECLK SPI4_SCK/I2S4_CK SPI5_SCK/I2S5_CK EVENTOUT
70PortEPE3 TRACED0 EVENTOUT
71PortEPE4 TRACED1 SPI4_NSS/I2S4_WS SPI5_NSS/I2S5_WS EVENTOUT
72PortEPE5 TRACED2 TIM9_CH1 SPI4_MISO SPI5_MISO EVENTOUT
73PortEPE6 TRACED3 TIM9_CH2 SPI4_MOSI/I2S4_SD SPI5_MOSI/I2S5_SD EVENTOUT
74PortEPE7 TIM1_ETR EVENTOUT
75PortEPE8 TIM1_CH1N EVENTOUT
76PortEPE9 TIM1_CH1 EVENTOUT
77PortEPE10TIM1_CH2N EVENTOUT
78PortEPE11TIM1_CH2 SPI4_NSS/I2S4_WS SPI5_NSS/I2S5_WS EVENTOUT
79PortEPE12TIM1_CH3N SPI4_SCK/I2S4_CK SPI5_SCK/I2S5_CK EVENTOUT
80PortEPE13TIM1_CH3 SPI4_MISO SPI5_MISO EVENTOUT
81PortEPE14TIM1_CH4 SPI4_MOSI/I2S4_SD SPI5_MOSI/I2S5_SD EVENTOUT
82PortEPE15TIM1_BKIN EVENTOUT
83PortHPH0 EVENTOUT
84PortHPH1 EVENTOUT