mirrors
/
micropython
mirror of https://github.com/micropython/micropython.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
micropython/ports/stm32/boards/stm32f413_af.csv

39 KiB
Raw Permalink Blame History

1Port Pin AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13AF14AF15 ADC
2SYS_AF TIM1/TIM2/LPTIM1 TIM3/TIM4/TIM5TIM8/9/10/11/DFSDM2I2C1/2/3/I2CFMP1SPI1/2/3/4/I2S1/2/3/4SPI2/3/4/5/I2S2/3/4/5/DFSDM1/2SPI3/I2S3/USART1/2/3/DFSDM2USART3/4/5/6/7/8/CAN1/DFSDM1I2C2/I2C3/I2CFMP1/CAN1/2/TIM12/13/14/QUADSPISAI1/DFSDM1/DFSDM2/QUADSPI/FSMC/OTG1_FSUART4/5/9/10/CAN3FSMC /SDIO RNG SYS_AF ADC
3PortAPA0 TIM2_CH1/TIM2_ETRTIM5_CH1 TIM8_ETR USART2_CTS UART4_TX EVENTOUTADC1_IN0
4PortAPA1 TIM2_CH2 TIM5_CH2 SPI4_MOSI/I2S4_SD USART2_RTS UART4_RX QUADSPI_BK1_IO3 EVENTOUTADC1_IN1
5PortAPA2 TIM2_CH3 TIM5_CH3 TIM9_CH1 I2S2_CKIN USART2_TX FSMC_D4 EVENTOUTADC1_IN2
6PortAPA3 TIM2_CH4 TIM5_CH4 TIM9_CH2 I2S2_MCK USART2_RX SAI1_SD_B FSMC_D5 EVENTOUTADC1_IN3
7PortAPA4 SPI1_NSS/I2S1_WS SPI3_NSS/I2S3_WS USART2_CK DFSDM1_DATIN1 FSMC_D6 EVENTOUTADC1_IN4
8PortAPA5 TIM2_CH1/TIM2_ETRTIM8_CH1N SPI1_SCK/I2S1_CK DFSDM1_CKIN1 FSMC_D7 EVENTOUTADC1_IN5
9PortAPA6 TIM1_BKIN TIM3_CH1 TIM8_BKIN SPI1_MISO I2S2_MCK DFSDM2_CKIN1 TIM13_CH1 QUADSPI_BK2_IO0 SDIO_CMD EVENTOUTADC1_IN6
10PortAPA7 TIM1_CH1N TIM3_CH2 TIM8_CH1N SPI1_MOSI/I2S1_SD DFSDM2_DATIN1 TIM14_CH1 QUADSPI_BK2_IO1 EVENTOUTADC1_IN7
11PortAPA8 MCO_1 TIM1_CH1 I2C3_SCL DFSDM1_CKOUT USART1_CK UART7_RX USB_FS_SOF CAN3_RX SDIO_D1 EVENTOUT
12PortAPA9 TIM1_CH2 DFSDM2_CKIN3 I2C3_SMBA SPI2_SCK/I2S2_CK USART1_TX USB_FS_VBUS SDIO_D2 EVENTOUT
13PortAPA10TIM1_CH3 DFSDM2_DATIN3 SPI2_MOSI/I2S2_SD SPI5_MOSI/I2S5_SD USART1_RX USB_FS_ID EVENTOUT
14PortAPA11TIM1_CH4 DFSDM2_CKIN5 SPI2_NSS/I2S2_WS SPI4_MISO USART1_CTS USART6_TX CAN1_RX USB_FS_DM UART4_RX EVENTOUT
15PortAPA12TIM1_ETR DFSDM2_DATIN5 SPI2_MISO SPI5_MISO USART1_RTS USART6_RX CAN1_TX USB_FS_DP UART4_TX EVENTOUT
16PortAPA13JTMS/SWDIOEVENTOUT
17PortAPA14JTCK/SWCLKEVENTOUT
18PortAPA15JTDI TIM2_CH1/TIM2_ETRSPI1_NSS/I2S1_WS SPI3_NSS/I2S3_WS USART1_TX UART7_TX SAI1_MCLK_A CAN3_TX EVENTOUT
19PortBPB0 TIM1_CH2N TIM3_CH3 TIM8_CH2N SPI5_SCK/I2S5_CK EVENTOUTADC1_IN8
20PortBPB1 TIM1_CH3N TIM3_CH4 TIM8_CH3N SPI5_NSS/I2S5_WS DFSDM1_DATIN0 QUADSPI_CLK EVENTOUTADC1_IN9
21PortBPB2 LPTIM1_OUT DFSDM1_CKIN0 QUADSPI_CLK EVENTOUT
22PortBPB3 JTDO TIM2_CH2 I2CFMP1_SDA SPI1_SCK/I2S1_CK SPI3_SCK/I2S3_CK USART1_RX UART7_RX I2C2_SDA SAI1_SD_A CAN3_RX EVENTOUT
23PortBPB4 JTRST TIM3_CH1 SPI1_MISO SPI3_MISO I2S3ext_SD UART7_TX I2C3_SDA SAI1_SCK_A CAN3_TX SDIO_D0 EVENTOUT
24PortBPB5 LPTIM1_IN1 TIM3_CH2 I2C1_SMBA SPI1_MOSI/I2S1_SD SPI3_MOSI/I2S3_SD CAN2_RX SAI1_FS_A UART5_RX SDIO_D3 EVENTOUT
25PortBPB6 LPTIM1_ETR TIM4_CH1 I2C1_SCL DFSDM2_CKIN7 USART1_TX CAN2_TX QUADSPI_BK1_NCS UART5_TX SDIO_D0 EVENTOUT
26PortBPB7 LPTIM1_IN2 TIM4_CH2 I2C1_SDA DFSDM2_DATIN7 USART1_RX FSMC_NL EVENTOUT
27PortBPB8 LPTIM1_OUT TIM4_CH3 TIM10_CH1 I2C1_SCL SPI5_MOSI/I2S5_SD DFSDM2_CKIN1 CAN1_RX I2C3_SDA UART5_RX SDIO_D4 EVENTOUT
28PortBPB9 TIM4_CH4 TIM11_CH1 I2C1_SDA SPI2_NSS/I2S2_WS DFSDM2_DATIN1 CAN1_TX I2C2_SDA UART5_TX SDIO_D5 EVENTOUT
29PortBPB10TIM2_CH3 I2C2_SCL SPI2_SCK/I2S2_CK I2S3_MCK USART3_TX I2CFMP4_SCL DFSDM2_CKOUT SDIO_D7 EVENTOUT
30PortBPB11TIM2_CH4 I2C2_SDA I2S2_CKIN USART3_RX EVENTOUT
31PortBPB12TIM1_BKIN I2C2_SMBA SPI2_NSS/I2S2_WS SPI4_NSS/I2S4_WS SPI3_SCK/I2S3_CK USART3__CK CAN2_RX DFSDM1_DATIN1 UART5_RX FSMC_D13/FSMC_DA13EVENTOUT
32PortBPB13TIM1_CH1N I2CFMP1_SMBA SPI2_SCK/I2S2_CK SPI4_SCK/I2S4_CK USART3_CTS CAN2_TX DFSDM1_CKIN1 UART5_TX EVENTOUT
33PortBPB14TIM1_CH2N TIM8_CH2N I2CFMP1_SDA SPI2_MISO I2S2ext_SD USART3_RTS DFSDM1_DATIN2 TIM12_CH1 FSMC_D0 SDIO_D6 EVENTOUT
34PortBPB15RTC_REFIN TIM1_CH3N TIM8_CH3N I2CFMP1_SCL SPI2_MOSI/I2S2_SD DFSDM1_CKIN2 TIM12_CH2 SDIO_CK EVENTOUT
35PortCPC0 LPTIM1_IN1 DFSDM2_CKIN4 SAI1_MCLK_B EVENTOUTADC1_IN10
36PortCPC1 LPTIM1_OUT DFSDM2_DATIN4 SAI1_SD_B EVENTOUTADC1_IN11
37PortCPC2 LPTIM1_IN2 DFSDM2_DATIN7 SPI2_MISO I2S2ext_SD SAI1_SCK_B DFSDM1_CKOUT FSMC_NWE EVENTOUTADC1_IN12
38PortCPC3 LPTIM1_ETR DFSDM2_CKIN7 SPI2_MOSI/I2S2_SD SAI1_FS_B FSMC_A0 EVENTOUTADC1_IN13
39PortCPC4 DFSDM2_CKIN2 I2S1_MCK QUADSPI_BK2_IO2 FSMC_NE4 EVENTOUTADC1_IN14
40PortCPC5 DFSDM2_DATIN2 I2CFMP1_SMBA USART3_RX QUADSPI_BK2_IO3 FSMC_NOE EVENTOUTADC1_IN15
41PortCPC6 TIM3_CH1 TIM8_CH1 2CFMP1_SCL I2S2_MCK DFSDM1_CKIN3 DFSDM2_DATIN6 USART6_TX FSMC_D1 SDIO_D6 EVENTOUT
42PortCPC7 TIM3_CH2 TIM8_CH2 I2CFMP1_SDA SPI2_SCK/I2S2_CK I2S3_MCK DFSDM2_CKIN6 USART6_RX DFSDM1_DATIN3 SDIO_D7 EVENTOUT
43PortCPC8 TIM3_CH3 TIM8_CH3 DFSDM2_CKIN3 USART6_CK QUADSPI_BK1_IO2 SDIO_D0 EVENTOUT
44PortCPC9 MCO_2 TIM3_CH4 TIM8_CH4 I2C3_SDA I2S2_CKIN DFSDM2_DATIN3 QUADSPI_BK1_IO0 SDIO_D1 EVENTOUT
45PortCPC10DFSDM2_CKIN5 SPI3_SCK/I2S3_CK USART3_TX QUADSPI_BK1_IO1 SDIO_D2 EVENTOUT
46PortCPC11DFSDM2_DATIN5 I2S3ext_SD SPI3_MISO USART3_RX UART4_RX QUADSPI_BK2_NCS FSMC_D2 SDIO_D3 EVENTOUT
47PortCPC12SPI3_MOSI/I2S3_SD USART3_CK UART5_TX FSMC_D3 SDIO_CK EVENTOUT
48PortCPC13EVENTOUT
49PortCPC14EVENTOUT
50PortCPC15EVENTOUT
51PortDPD0 DFSDM2_CKIN6 CAN1_RX UART4_RX FSMC_D2/FSMC_DA2 EVENTOUT
52PortDPD1 DFSDM2_DATIN6 CAN1_TX UART4_TX FSMC_D3/FSMC_DA3 EVENTOUT
53PortDPD2 TIM3_ETR DFSDM2_CKOUT UART5_RX FSMC_NWE SDIO_CMD EVENTOUT
54PortDPD3 TRACED1 SPI2_SCK/I2S2_CK DFSDM1_DATIN0 USART2_CTS QUADSPI_CLK FSMC_CLK EVENTOUT
55PortDPD4 DFSDM1_CKIN0 USART2_RTS FSMC_NOE EVENTOUT
56PortDPD5 DFSDM2_CKOUT USART2_TX FSMC_NWE EVENTOUT
57PortDPD6 SPI3_MOSI/I2S3_SD DFSDM1_DATIN1 USART2_RX FSMC_NWAIT EVENTOUT
58PortDPD7 DFSDM1_CKIN1 USART2_CK FSMC_NE1 EVENTOUT
59PortDPD8 USART3_TX FSMC_D13/FSMC_DA13EVENTOUT
60PortDPD9 USART3_RX FSMC_D14/FSMC_DA14EVENTOUT
61PortDPD10USART3_CK UART4_TX FSMC_D15/FSMC_DA15EVENTOUT
62PortDPD11DFSDM2_DATIN2 I2CFMP1_SMBA USART3_CTS QUADSPI_BK1_IO0 FSMC_A16 EVENTOUT
63PortDPD12TIM4_CH1 DFSDM2_CKIN2 I2CFMP1_SCL USART3_RTS QUADSPI_BK1_IO1 FSMC_A17 EVENTOUT
64PortDPD13TIM4_CH2 I2CFMP1_SDA QUADSPI_BK1_IO3 FSMC_A18 EVENTOUT
65PortDPD14TIM4_CH3 I2CFMP1_SCL DFSDM2_CKIN0 UART9_RX FSMC_D0/FSMC_DA0 EVENTOUT
66PortDPD15TIM4_CH4 I2CFMP1_SDA DFSDM2_DATIN0 UART9_TX FSMC_D1/FSMC_DA1 EVENTOUT
67PortEPE0 TIM4_ETR DFSDM2_CKIN4 UART8_RX FSMC_NBL0 EVENTOUT
68PortEPE1 DFSDM2_DATIN4 UART8_TX FSMC_NBL1 EVENTOUT
69PortEPE2 TRACECLK SPI4_SCK/I2S4_CK SPI5_SCK/I2S5_CK SAI1_MCLK_A QUADSPI_BK1_IO2 UART10_RX FSMC_A23 EVENTOUT
70PortEPE3 TRACED0 SAI1_SD_B UART10_TX FSMC_A19 EVENTOUT
71PortEPE4 TRACED1 SPI4_NSS/I2S4_WS SPI5_NSS/I2S5_WS SAI1_SD_A DFSDM1_DATIN3 FSMC_A20 EVENTOUT
72PortEPE5 TRACED2 TIM9_CH1 SPI4_MISO SPI5_MISO SAI1_SCK_A DFSDM1_CKIN3 FSMC_A21 EVENTOUT
73PortEPE6 TRACED3 TIM9_CH2 SPI4_MOSI/I2S4_SD SPI5_MOSI/I2S5_SD SAI1_FS_A FSMC_A22 EVENTOUT
74PortEPE7 TIM1_ETR DFSDM1_DATIN2 UART7_RX QUADSPI_BK2_IO0 FSMC_D4/FSMC_DA4 EVENTOUT
75PortEPE8 TIM1_CH1N DFSDM1_CKIN2 UART7_TX QUADSPI_BK2_IO1 FSMC_D5/FSMC_DA5 EVENTOUT
76PortEPE9 TIM1_CH1 DFSDM1_CKOUT QUADSPI_BK2_IO2 FSMC_D6/FSMC_DA6 EVENTOUT
77PortEPE10TIM1_CH2N DFSDM2_DATIN0 QUADSPI_BK2_IO3 FSMC_D7/FSMC_DA7 EVENTOUT
78PortEPE11TIM1_CH2 DFSDM2_CKIN0 SPI4_NSS/I2S4_WS SPI5_NSS/I2S5_WS FSMC_D8/FSMC_DA8 EVENTOUT
79PortEPE12TIM1_CH3N DFSDM2_DATIN7 SPI4_SCK/I2S4_CK SPI5_SCK/I2S5_CK FSMC_D9/FSMC_DA9 EVENTOUT
80PortEPE13TIM1_CH3 DFSDM2_CKIN7 SPI4_MISO SPI5_MISO FSMC_D10/FSMC_DA10EVENTOUT
81PortEPE14TIM1_CH4 SPI4_MOSI/I2S4_SD SPI5_MOSI/I2S5_SD DFSDM2_DATIN1 FSMC_D11/FSMC_DA11EVENTOUT
82PortEPE15TIM1_BKIN DFSDM2_CKIN1 FSMC_D12/FSMC_DA12EVENTOUT
83PortFPF0 I2C2_SDA FSMC_A0 EVENTOUT
84PortFPF1 I2C2_SCL FSMC_A1 EVENTOUT
85PortFPF2 I2C2_SMBA FSMC_A2 EVENTOUT
86PortFPF3 TIM5_CH1 FSMC_A3 EVENTOUT
87PortFPF4 TIM5_CH2 FSMC_A4 EVENTOUT
88PortFPF5 TIM5_CH3 FSMC_A5 EVENTOUT
89PortFPF6 TRACED0 TIM10_CH1 SAI1_SD_B UART7_RX QUADSPI_BK1_IO3 EVENTOUT
90PortFPF7 TRACED1 TIM11_CH1 SAI1_MCLK_B UART7_TX QUADSPI_BK1_IO2 EVENTOUT
91PortFPF8 SAI1_SCK_B UART8_RX TIM13_CH1 QUADSPI_BK1_IO0 EVENTOUT
92PortFPF9 SAI1_FS_B UART8_TX TIM14_CH1 QUADSPI_BK1_IO1 EVENTOUT
93PortFPF10TIM1_ETR TIM5_CH4 EVENTOUT
94PortFPF11TIM8_ETR EVENTOUT
95PortFPF12TIM8_BKIN FSMC_A6 EVENTOUT
96PortFPF13I2CFMP1_SMBA FSMC_A7 EVENTOUT
97PortFPF14I2CFMP1_SCL FSMC_A8 EVENTOUT
98PortFPF15I2CFMP1_SDA FSMC_A9 EVENTOUT
99PortGPG0 CAN1_RX UART9_RX FSMC_A10 EVENTOUT
100PortGPG1 CAN1_TX UART9_TX FSMC_A11 EVENTOUT
101PortGPG2 FSMC_A12 EVENTOUT
102PortGPG3 FSMC_A13 EVENTOUT
103PortGPG4 FSMC_A14 EVENTOUT
104PortGPG5 FSMC_A15 EVENTOUT
105PortGPG6 QUADSPI_BK1_NCS EVENTOUT
106PortGPG7 USART6_CK EVENTOUT
107PortGPG8 USART6_RTS EVENTOUT
108PortGPG9 USART6_RX QUADSPI_BK2_IO2 FSMC_NE2 EVENTOUT
109PortGPG10FSMC_NE3 EVENTOUT
110PortGPG11CAN2_RX UART10_RX EVENTOUT
111PortGPG12USART6_RTS CAN2_TX UART10_TX FSMC_NE4 EVENTOUT
112PortGPG13TRACED2 USART6_CTS FSMC_A24 EVENTOUT
113PortGPG14TRACED3 USART6_TX QUADSPI_BK2_IO3 FSMC_A25 EVENTOUT
114PortGPG15USART6_CTS EVENTOUT
115PortHPH0 EVENTOUT
116PortHPH1 EVENTOUT