mirrors
/
micropython
mirror of https://github.com/micropython/micropython.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
micropython/ports/stm32/boards/stm32h573_af.csv

96 KiB
Raw Permalink Blame History

1Port Pin AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 ADC
2SYS LPTIM1/TIM1/2/16/17LPTIM3/PDM_SAI1/TIM3/4/5/12/15I3C1/LPTIM2/3/LPUART1/OCTOSPI/TIM1/8CEC/DCMI/I2C1/2/3/4/LPTIM1/2/SPI1/I2S1/TIM15/USART1CEC/I3C1/LPTIM1/SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6I2C4/OCTOSPI/SAI1/SPI3/I2S3/SPI4/UART4/12/USART10/USB_PDSDMMC1/SPI2/I2S2/SPI3/I2S3/SPI6/UART7/8/12/USART1/2/3/6/10/11LPUART1/SAI2/SDMMC1/SPI6/UART4/5/8FDCAN1/2/FMC[NAND16]/FMC[NORmux]/FMC[NOR_RAM]/OCTOSPI/SDMMC2/TIM13/14CRS/FMC[NAND16]/OCTOSPI/SAI2/SDMMC2/TIM8/USB_ETH[MII/RMII]/FMC[NAND16]/OCTOSPI/SDMMC2/UART7/9/USB_PDFMC[NAND16]/FMC[NORmux]/FMC[NOR_RAM]/FMC[SDRAM_16bit]/SDMMC1DCMI/FMC[NAND16]/FMC[NORmux]/FMC[NOR_RAM]/LPTIM5LPTIM3/4/5/6/TIM2/UART5SYS ADC
3PortAPA0 TIM2_CH1 TIM5_CH1 TIM8_ETR TIM15_BKIN SPI6_NSS SPI3_RDY USART2_CTS/USART2_NSS UART4_TX SDMMC2_CMD SAI2_SD_B ETH_MII_CRS TIM2_ETR EVENTOUTADC12_INP0/ADC12_INN1
4PortAPA1 TIM2_CH2 TIM5_CH2 TIM15_CH1N LPTIM1_IN1 OCTOSPI1_DQS USART2_RTS UART4_RX OCTOSPI1_IO3 SAI2_MCLK_B ETH_MII_RX_CLK/ETH_RMII_REF_CLK EVENTOUTADC12_INP1
5PortAPA2 TIM2_CH3 TIM5_CH3 TIM15_CH1 LPTIM1_IN2 USART2_TX SAI2_SCK_B ETH_MDIO EVENTOUTADC12_INP14
6PortAPA3 TIM2_CH4 TIM5_CH4 OCTOSPI1_CLK TIM15_CH2 SPI2_NSS/I2S2_WS SAI1_SD_B USART2_RX ETH_MII_COL EVENTOUTADC12_INP15
7PortAPA4 TIM5_ETR LPTIM2_CH1 SPI1_NSS/I2S1_WS SPI3_NSS/I2S3_WS USART2_CK SPI6_NSS DCMI_HSYNC/PSSI_DE EVENTOUTADC12_INP18
8PortAPA5 TIM2_CH1 TIM8_CH1N SPI1_SCK/I2S1_CK SPI6_SCK ETH_MII_TX_EN/ETH_RMII_TX_EN PSSI_D14 TIM2_ETR EVENTOUTADC12_INP19/ADC12_INN18
9PortAPA6 TIM1_BKIN TIM3_CH1 TIM8_BKIN SPI1_MISO/I2S1_SDI OCTOSPI1_IO3 USART11_TX SPI6_MISO TIM13_CH1 DCMI_PIXCLK/PSSI_PDCK EVENTOUTADC12_INP3
10PortAPA7 TIM1_CH1N TIM3_CH2 TIM8_CH1N SPI1_MOSI/I2S1_SDO USART11_RX SPI6_MOSI TIM14_CH1 OCTOSPI1_IO2 ETH_MII_RX_DV/ETH_RMII_CRS_DV FMC_SDNWE FMC_NWE EVENTOUTADC12_INP7/ADC12_INN3
11PortAPA8 MCO1 TIM1_CH1 TIM8_BKIN2 I2C3_SCL SPI1_RDY USART1_CK USB_SOF UART7_RX FMC_NOE DCMI_D3/PSSI_D3 EVENTOUT
12PortAPA9 TIM1_CH2 LPUART1_TX I2C3_SMBA SPI2_SCK/I2S2_CK USART1_TX ETH_MII_TX_ER FMC_NWE DCMI_D0/PSSI_D0 EVENTOUT
13PortAPA10TIM1_CH3 LPUART1_RX LPTIM2_IN2 UCPD1_FRSTX USART1_RX FDCAN2_TX SDMMC1_D0 DCMI_D1/PSSI_D1 EVENTOUT
14PortAPA11TIM1_CH4 LPUART1_CTS SPI2_NSS/I2S2_WS UART4_RX USART1_CTS/USART1_NSS FDCAN1_RX USB_DM EVENTOUT
15PortAPA12TIM1_ETR LPUART1_RTS SPI2_SCK/I2S2_CK UART4_TX USART1_RTS SAI2_FS_B FDCAN1_TX USB_DP EVENTOUT
16PortAPA13JTMS/SWDIO EVENTOUT
17PortAPA14JTCK/SWCLK EVENTOUT
18PortAPA15JTDI TIM2_CH1 LPTIM3_IN2 HDMI_CEC SPI1_NSS/I2S1_WS SPI3_NSS/I2S3_WS SPI6_NSS UART4_RTS UART7_TX FMC_NBL1 DCMI_D11/PSSI_D11 TIM2_ETR EVENTOUT
19PortBPB0 TIM1_CH2N TIM3_CH3 TIM8_CH2N OCTOSPI1_IO1 USART11_CK UART4_CTS ETH_MII_RXD2 LPTIM3_CH1 EVENTOUTADC12_INP9/ADC12_INN5
20PortBPB1 TIM1_CH3N TIM3_CH4 TIM8_CH3N OCTOSPI1_IO0 ETH_MII_RXD3 LPTIM3_CH2 EVENTOUTADC12_INP5
21PortBPB2 RTC_OUT2 SAI1_D1 TIM8_CH4N SPI1_RDY LPTIM1_CH1 SAI1_SD_A SPI3_MOSI/I2S3_SDO OCTOSPI1_CLK OCTOSPI1_DQS SDMMC1_CMD LPTIM5_ETR EVENTOUT
22PortBPB3 JTDO/TRACESWOTIM2_CH2 I2C2_SDA SPI1_SCK/I2S1_CK SPI3_SCK/I2S3_CK UART12_CTS/UART12_NSS SPI6_SCK SDMMC2_D2 CRS_SYNC UART7_RX LPTIM6_ETR EVENTOUT
23PortBPB4 NJTRST TIM16_BKIN TIM3_CH1 OCTOSPI1_CLK LPTIM1_CH2 SPI1_MISO/I2S1_SDI SPI3_MISO/I2S3_SDI SPI2_NSS/I2S2_WS SPI6_MISO SDMMC2_D3 UART7_TX DCMI_D7/PSSI_D7 EVENTOUT
24PortBPB5 TIM17_BKIN TIM3_CH2 OCTOSPI1_NCLK I2C1_SMBA SPI1_MOSI/I2S1_SDO I2C4_SMBA SPI3_MOSI/I2S3_SDO SPI6_MOSI FDCAN2_RX ETH_PPS_OUT FMC_SDCKE1 DCMI_D10/PSSI_D10 UART5_RX EVENTOUT
25PortBPB6 TIM16_CH1N TIM4_CH1 I3C1_SCL I2C1_SCL HDMI_CEC I2C4_SCL USART1_TX LPUART1_TX FDCAN2_TX OCTOSPI1_NCS FMC_SDNE1 DCMI_D5/PSSI_D5 UART5_TX EVENTOUT
26PortBPB7 TIM17_CH1N TIM4_CH2 I3C1_SDA I2C1_SDA I2C4_SDA USART1_RX LPUART1_RX FDCAN1_TX SDMMC2_D5 SDMMC2_CKIN FMC_NL DCMI_VSYNC/PSSI_RDY EVENTOUT
27PortBPB8 TIM16_CH1 TIM4_CH3 I3C1_SCL I2C1_SCL SPI4_RDY I2C4_SCL SDMMC1_CKIN UART4_RX FDCAN1_RX SDMMC2_D4 ETH_MII_TXD3 SDMMC1_D4 DCMI_D6/PSSI_D6 EVENTOUT
28PortBPB9 TIM17_CH1 TIM4_CH4 I3C1_SDA I2C1_SDA SPI2_NSS/I2S2_WS I2C4_SDA SDMMC1_CDIR UART4_TX FDCAN1_TX SDMMC2_D5 SDMMC2_CKIN SDMMC1_D5 DCMI_D7/PSSI_D7 EVENTOUT
29PortBPB10TIM2_CH3 LPTIM3_CH1 LPTIM2_IN1 I2C2_SCL SPI2_SCK/I2S2_CK USART3_TX OCTOSPI1_NCS ETH_MII_RX_ER EVENTOUT
30PortBPB11TIM2_CH4 LPTIM2_ETR I2C2_SDA SPI2_RDY SPI4_RDY USART3_RX ETH_MII_TX_EN/ETH_RMII_TX_EN FMC_NBL1 EVENTOUT
31PortBPB12TIM1_BKIN OCTOSPI1_NCLK I2C2_SDA SPI2_NSS/I2S2_WS UCPD1_FRSTX USART3_CK FDCAN2_RX ETH_MII_TXD0/ETH_RMII_TXD0 UART5_RX EVENTOUT
32PortBPB13TIM1_CH1N LPTIM3_IN1 LPTIM2_CH1 I2C2_SMBA SPI2_SCK/I2S2_CK USART3_CTS/USART3_NSS FDCAN2_TX SDMMC1_D0 UART5_TX EVENTOUT
33PortBPB14TIM1_CH2N TIM12_CH1 TIM8_CH2N USART1_TX SPI2_MISO/I2S2_SDI USART3_RTS UART4_RTS SDMMC2_D0 LPTIM3_ETR EVENTOUT
34PortBPB15RTC_REFIN TIM1_CH3N TIM12_CH2 TIM8_CH3N USART1_RX SPI2_MOSI/I2S2_SDO USART11_CTS/USART11_NSS UART4_CTS SDMMC2_D1 OCTOSPI1_CLK ETH_MII_TXD1/ETH_RMII_TXD1 DCMI_D2/PSSI_D2 UART5_RX EVENTOUT
35PortCPC0 TIM16_BKIN SAI1_MCLK_A SPI2_RDY SAI2_FS_B FMC_A25 OCTOSPI1_IO7 FMC_SDNWE EVENTOUTADC12_INP10
36PortCPC1 TRACED0 SAI1_D1 SPI2_MOSI/I2S2_SDO SAI1_SD_A USART11_RTS SAI2_SD_A SDMMC2_CK OCTOSPI1_IO4 ETH_MDC EVENTOUTADC12_INP11/ADC12_INN10
37PortCPC2 PWR_CSLEEP TIM17_CH1 TIM4_CH4 SPI2_MISO/I2S2_SDI OCTOSPI1_IO5 OCTOSPI1_IO2 ETH_MII_TXD2 FMC_SDNE0 EVENTOUTADC12_INP12/ADC12_INN11
38PortCPC3 PWR_CSTOP SAI1_D3 LPTIM3_CH1 SPI2_MOSI/I2S2_SDO OCTOSPI1_IO6 OCTOSPI1_IO0 ETH_MII_TX_CLK FMC_SDCKE0 EVENTOUTADC12_INP13/ADC12_INN12
39PortCPC4 TIM2_CH4 SAI1_CK1 LPTIM2_ETR I2S1_MCK USART3_RX ETH_MII_RXD0/ETH_RMII_RXD0 FMC_SDNE0 EVENTOUTADC12_INP4
40PortCPC5 TIM1_CH4N SAI1_D3 PSSI_D15 SAI1_FS_A UART12_RTS OCTOSPI1_DQS ETH_MII_RXD1/ETH_RMII_RXD1 FMC_SDCKE0 EVENTOUTADC12_INP8/ADC12_INN4
41PortCPC6 TIM3_CH1 TIM8_CH1 I2S2_MCK SAI1_SCK_A USART6_TX SDMMC1_D0DIR FMC_NWAIT SDMMC2_D6 OCTOSPI1_IO5 SDMMC1_D6 DCMI_D0/PSSI_D0 EVENTOUT
42PortCPC7 TRGIO TIM3_CH2 TIM8_CH2 I2S3_MCK USART6_RX SDMMC1_D123DIR FMC_NE1 SDMMC2_D7 OCTOSPI1_IO6 SDMMC1_D7 DCMI_D1/PSSI_D1 EVENTOUT
43PortCPC8 TRACED1 TIM3_CH3 TIM8_CH3 USART6_CK UART5_RTS FMC_NE2/FMC_NCE FMC_INT FMC_ALE SDMMC1_D0 DCMI_D2/PSSI_D2 EVENTOUT
44PortCPC9 MCO2 TIM3_CH4 TIM8_CH4 I2C3_SDA AUDIOCLK UART5_CTS OCTOSPI1_IO0 FMC_CLE SDMMC1_D1 DCMI_D3/PSSI_D3 EVENTOUT
45PortCPC10LPTIM3_ETR SPI3_SCK/I2S3_CK USART3_TX UART4_TX OCTOSPI1_IO1 ETH_MII_TXD0/ETH_RMII_TXD0 SDMMC1_D2 DCMI_D8/PSSI_D8 EVENTOUT
46PortCPC11LPTIM3_IN1 SPI3_MISO/I2S3_SDI USART3_RX UART4_RX OCTOSPI1_NCS SDMMC1_D3 DCMI_D4/PSSI_D4 EVENTOUT
47PortCPC12TRACED3 TIM15_CH1 SPI6_SCK SPI3_MOSI/I2S3_SDO USART3_CK UART5_TX SDMMC1_CK DCMI_D9/PSSI_D9 EVENTOUT
48PortCPC13EVENTOUT
49PortCPC14EVENTOUT
50PortCPC15EVENTOUT
51PortDPD0 TIM8_CH4N UART4_RX FDCAN1_RX UART9_CTS FMC_D2/FMC_AD2 EVENTOUT
52PortDPD1 UART4_TX FDCAN1_TX FMC_D3/FMC_AD3 EVENTOUT
53PortDPD2 TRACED2 TIM3_ETR TIM15_BKIN UART5_RX SDMMC1_CMD DCMI_D11/PSSI_D11 LPTIM4_ETR EVENTOUT
54PortDPD3 SPI2_SCK/I2S2_CK USART2_CTS/USART2_NSS FMC_CLK DCMI_D5/PSSI_D5 EVENTOUT
55PortDPD4 USART2_RTS OCTOSPI1_IO4 FMC_NOE EVENTOUT
56PortDPD5 TIM1_CH4N SPI2_RDY USART2_TX FDCAN1_TX OCTOSPI1_IO5 FMC_NWE EVENTOUT
57PortDPD6 SAI1_D1 SPI3_MOSI/I2S3_SDO SAI1_SD_A USART2_RX OCTOSPI1_IO6 SDMMC2_CK FMC_NWAIT DCMI_D10/PSSI_D10 EVENTOUT
58PortDPD7 SPI1_MOSI/I2S1_SDO USART2_CK OCTOSPI1_IO7 SDMMC2_CMD FMC_NE1/FMC_NCE LPTIM4_OUT EVENTOUT
59PortDPD8 USART3_TX FMC_D13/FMC_AD13 EVENTOUT
60PortDPD9 USART3_RX FDCAN2_RX FMC_D14/FMC_AD14 EVENTOUT
61PortDPD10LPTIM2_CH2 USART3_CK FMC_D15/FMC_AD15 EVENTOUT
62PortDPD11SAI1_CK1 LPTIM2_IN2 I2C4_SMBA USART3_CTS/USART3_NSS UART4_RX OCTOSPI1_IO0 SAI2_SD_A FMC_A16/FMC_CLE EVENTOUT
63PortDPD12LPTIM1_IN1 TIM4_CH1 LPTIM2_IN1 I2C4_SCL I3C1_SCL SAI1_D1 USART3_RTS UART4_TX OCTOSPI1_IO1 SAI2_FS_A FMC_A17/FMC_ALE DCMI_D12/PSSI_D12 EVENTOUT
64PortDPD13LPTIM1_CH1 TIM4_CH2 LPTIM2_CH1 I2C4_SDA I3C1_SDA OCTOSPI1_IO3 SAI2_SCK_A UART9_RTS FMC_A18 DCMI_D13/PSSI_D13 LPTIM4_IN1 EVENTOUT
65PortDPD14TIM4_CH3 UART8_CTS UART9_RX FMC_D0/FMC_AD0 EVENTOUT
66PortDPD15TIM4_CH4 UART8_RTS UART9_TX FMC_D1/FMC_AD1 EVENTOUT
67PortEPE0 LPTIM1_ETR TIM4_ETR LPTIM2_CH2 LPTIM2_ETR SPI3_RDY UART8_RX FDCAN1_RX SAI2_MCLK_A FMC_NBL0 DCMI_D2/PSSI_D2 EVENTOUT
68PortEPE1 LPTIM1_IN2 UART8_TX FDCAN1_TX FMC_NBL1 DCMI_D3/PSSI_D3 EVENTOUT
69PortEPE2 TRACECLK LPTIM1_IN2 SAI1_CK1 SPI4_SCK SAI1_MCLK_A USART10_RX UART8_TX OCTOSPI1_IO2 ETH_MII_TXD3 FMC_A23 DCMI_D3/PSSI_D3 EVENTOUT
70PortEPE3 TRACED0 TIM15_BKIN SAI1_SD_B USART10_TX FMC_A19 EVENTOUT
71PortEPE4 TRACED1 SAI1_D2 TIM15_CH1N SPI4_NSS SAI1_FS_A FMC_A20 DCMI_D4/PSSI_D4 EVENTOUT
72PortEPE5 TRACED2 SAI1_CK2 TIM15_CH1 SPI4_MISO SAI1_SCK_A FMC_A21 DCMI_D6/PSSI_D6 EVENTOUT
73PortEPE6 TRACED3 TIM1_BKIN2 SAI1_D1 TIM15_CH2 SPI4_MOSI SAI1_SD_A SAI2_MCLK_B FMC_A22 DCMI_D7/PSSI_D7 EVENTOUT
74PortEPE7 TIM1_ETR UART12_RTS UART7_RX OCTOSPI1_IO4 FMC_D4/FMC_AD4 EVENTOUT
75PortEPE8 TIM1_CH1N UART12_CTS/UART12_NSS UART7_TX OCTOSPI1_IO5 FMC_D5/FMC_AD5 EVENTOUT
76PortEPE9 TIM1_CH1 UART12_RX UART7_RTS OCTOSPI1_IO6 FMC_D6/FMC_AD6 EVENTOUT
77PortEPE10TIM1_CH2N UART12_TX UART7_CTS OCTOSPI1_IO7 FMC_D7/FMC_AD7 EVENTOUT
78PortEPE11TIM1_CH2 SPI1_RDY SPI4_NSS OCTOSPI1_NCS SAI2_SD_B FMC_D8/FMC_AD8 EVENTOUT
79PortEPE12TIM1_CH3N SPI4_SCK SAI2_SCK_B FMC_D9/FMC_AD9 EVENTOUT
80PortEPE13TIM1_CH3 SPI4_MISO SAI2_FS_B FMC_D10/FMC_AD10 EVENTOUT
81PortEPE14TIM1_CH4 SPI4_MOSI SAI2_MCLK_B FMC_D11/FMC_AD11 EVENTOUT
82PortEPE15TIM1_BKIN TIM1_CH4N USART10_CK FMC_D12/FMC_AD12 EVENTOUT
83PortFPF0 I2C2_SDA FMC_A0 LPTIM5_CH1 EVENTOUT
84PortFPF1 I2C2_SCL FMC_A1 LPTIM5_CH2 EVENTOUT
85PortFPF2 LPTIM3_CH2 LPTIM3_IN2 I2C2_SMBA UART12_TX USART11_CK FMC_A2 LPTIM5_IN1 EVENTOUT
86PortFPF3 LPTIM3_IN1 USART11_TX FMC_A3 LPTIM5_IN2 EVENTOUT
87PortFPF4 LPTIM3_ETR USART11_RX FMC_A4 EVENTOUT
88PortFPF5 LPTIM3_CH1 I2C4_SCL I3C1_SCL UART12_RX USART11_CTS/USART11_NSS FMC_A5 LPTIM3_IN1 EVENTOUT
89PortFPF6 TIM16_CH1 SPI5_NSS SAI1_SD_B UART7_RX OCTOSPI1_IO3 LPTIM5_CH1 EVENTOUT
90PortFPF7 TIM17_CH1 SPI5_SCK SAI1_MCLK_B UART7_TX OCTOSPI1_IO2 LPTIM5_CH2 EVENTOUT
91PortFPF8 TIM16_CH1N SPI5_MISO SAI1_SCK_B UART7_RTS TIM13_CH1 OCTOSPI1_IO0 LPTIM5_IN1 EVENTOUT
92PortFPF9 TIM17_CH1N SPI5_MOSI SAI1_FS_B UART7_CTS TIM14_CH1 OCTOSPI1_IO1 LPTIM5_IN2 EVENTOUT
93PortFPF10TIM16_BKIN SAI1_D3 PSSI_D15 OCTOSPI1_CLK DCMI_D11/PSSI_D11 EVENTOUT
94PortFPF11SPI5_MOSI OCTOSPI1_NCLK SAI2_SD_B FMC_NRAS DCMI_D12/PSSI_D12 LPTIM6_CH1 EVENTOUTADC1_INP2
95PortFPF12FMC_A6 LPTIM6_CH2 EVENTOUTADC1_INP6/ADC1_INN2
96PortFPF13I2C4_SMBA FMC_A7 LPTIM6_IN1 EVENTOUTADC2_INP2
97PortFPF14FMC_A8 LPTIM6_IN2 EVENTOUTADC2_INP6/ADC2_INN2
98PortFPF15I2C4_SDA I3C1_SDA FMC_A9 EVENTOUT
99PortGPG0 UART9_RX FMC_A10 LPTIM4_IN1 EVENTOUT
100PortGPG1 SPI2_MOSI/I2S2_SDO UART9_TX FMC_A11 EVENTOUT
101PortGPG2 TIM8_BKIN UART12_RX FMC_A12 LPTIM6_ETR EVENTOUT
102PortGPG3 TIM8_BKIN2 UART12_TX FMC_A13 LPTIM5_ETR EVENTOUT
103PortGPG4 TIM1_BKIN2 FMC_A14/FMC_BA0 LPTIM4_ETR EVENTOUT
104PortGPG5 TIM1_ETR FMC_A15/FMC_BA1 EVENTOUT
105PortGPG6 TIM17_BKIN I3C1_SDA I2C4_SDA SPI1_RDY OCTOSPI1_NCS UCPD1_FRSTX FMC_NE3 DCMI_D12/PSSI_D12 EVENTOUT
106PortGPG7 SAI1_CK2 I3C1_SCL I2C4_SCL SAI1_MCLK_A USART6_CK UCPD1_FRSTX FMC_INT DCMI_D13/PSSI_D13 EVENTOUT
107PortGPG8 TIM8_ETR SPI6_NSS USART6_RTS ETH_PPS_OUT FMC_SDCLK EVENTOUT
108PortGPG9 SPI1_MISO/I2S1_SDI USART6_RX OCTOSPI1_IO6 SAI2_FS_B SDMMC2_D0 FMC_NE2/FMC_NCE DCMI_VSYNC/PSSI_RDY EVENTOUT
109PortGPG10SPI1_NSS/I2S1_WS SAI2_SD_B SDMMC2_D1 FMC_NE3 DCMI_D2/PSSI_D2 EVENTOUT
110PortGPG11LPTIM1_IN2 SPI1_SCK/I2S1_CK USART10_RX USART11_RTS SDMMC2_D2 ETH_MII_TX_EN/ETH_RMII_TX_EN DCMI_D3/PSSI_D3 EVENTOUT
111PortGPG12LPTIM1_IN1 PSSI_D15 SPI6_MISO USART10_TX USART6_RTS SDMMC2_D3 ETH_MII_TXD1/ETH_RMII_TXD1 FMC_NE4 DCMI_D11/PSSI_D11 LPTIM5_CH1 EVENTOUT
112PortGPG13TRACED0 LPTIM1_CH1 SPI6_SCK USART10_CTS/USART10_NSS USART6_CTS/USART6_NSS SDMMC2_D6 ETH_MII_TXD0/ETH_RMII_TXD0 FMC_A24 LPTIM5_CH2 EVENTOUT
113PortGPG14TRACED1 LPTIM1_ETR LPTIM1_CH2 SPI6_MOSI USART10_RTS USART6_TX OCTOSPI1_IO7 SDMMC2_D7 ETH_MII_TXD1/ETH_RMII_TXD1 FMC_A25 LPTIM5_IN1 EVENTOUT
114PortGPG15SPI4_RDY USART10_CK USART6_CTS/USART6_NSS FMC_NCAS DCMI_D13/PSSI_D13 EVENTOUT
115PortHPH0 EVENTOUT
116PortHPH1 EVENTOUT
117PortHPH2 LPTIM1_IN2 OCTOSPI1_IO4 SAI2_SCK_B ETH_MII_CRS FMC_SDCKE0 EVENTOUT
118PortHPH3 OCTOSPI1_IO5 SAI2_MCLK_B ETH_MII_COL FMC_SDNE0 EVENTOUT
119PortHPH4 I2C2_SCL SPI5_RDY SPI6_RDY PSSI_D14 EVENTOUT
120PortHPH5 I2C2_SDA SPI5_NSS SPI6_RDY FMC_SDNWE EVENTOUT
121PortHPH6 TIM1_CH3N TIM12_CH1 TIM8_CH1 I2C2_SMBA SPI5_SCK ETH_MII_RXD2 FMC_SDNE1 DCMI_D8/PSSI_D8 EVENTOUT
122PortHPH7 TIM1_CH3 TIM8_CH1N I2C3_SCL SPI5_MISO ETH_MII_RXD3 FMC_SDCKE1 DCMI_D9/PSSI_D9 EVENTOUT
123PortHPH8 TIM1_CH2N TIM5_ETR TIM8_CH2 I2C3_SDA SPI5_MOSI DCMI_HSYNC/PSSI_DE EVENTOUT
124PortHPH9 TIM1_CH2 TIM12_CH2 TIM8_CH2N I2C3_SMBA SPI5_NSS DCMI_D0/PSSI_D0 EVENTOUT
125PortHPH10TIM1_CH1N TIM5_CH1 TIM8_CH3 I2C4_SMBA SPI5_RDY DCMI_D1/PSSI_D1 EVENTOUT
126PortHPH11TIM1_CH1 TIM5_CH2 TIM8_CH3N I2C4_SCL I3C1_SCL DCMI_D2/PSSI_D2 EVENTOUT
127PortHPH12TIM1_BKIN TIM5_CH3 TIM8_BKIN I2C4_SDA I3C1_SDA TIM8_CH4N DCMI_D3/PSSI_D3 EVENTOUT
128PortHPH13LPTIM1_IN2 TIM8_CH1N UART8_TX UART4_TX FDCAN1_TX DCMI_D3/PSSI_D3 EVENTOUT
129PortHPH14TIM8_CH2N UART4_RX FDCAN1_RX DCMI_D4/PSSI_D4 EVENTOUT
130PortHPH15TIM8_CH3N DCMI_D11/PSSI_D11 EVENTOUT
131PortIPI0 TIM5_CH4 SPI2_NSS/I2S2_WS DCMI_D13/PSSI_D13 EVENTOUT
132PortIPI1 TIM8_BKIN2 SPI2_SCK/I2S2_CK DCMI_D8/PSSI_D8 EVENTOUT
133PortIPI2 TIM8_CH4 SPI2_MISO/I2S2_SDI DCMI_D9/PSSI_D9 EVENTOUT
134PortIPI3 TIM8_ETR SPI2_MOSI/I2S2_SDO DCMI_D10/PSSI_D10 EVENTOUT
135PortIPI4 TIM8_BKIN SPI2_RDY SAI2_MCLK_A DCMI_D5/PSSI_D5 EVENTOUT
136PortIPI5 TIM8_CH1 SAI2_SCK_A DCMI_VSYNC/PSSI_RDY EVENTOUT
137PortIPI6 TIM8_CH2 SAI2_SD_A DCMI_D6/PSSI_D6 EVENTOUT
138PortIPI7 TIM8_CH3 SAI2_FS_A DCMI_D7/PSSI_D7 EVENTOUT
139PortIPI8 EVENTOUT
140PortIPI9 UART4_RX FDCAN1_RX EVENTOUT
141PortIPI10FDCAN1_RX ETH_MII_RX_ER PSSI_D14 EVENTOUT
142PortIPI11PSSI_D15 EVENTOUT