mirrors
/
micropython
mirror of https://github.com/micropython/micropython.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
micropython/ports/stm32/boards/stm32g474_af.csv

51 KiB
Raw Blame History

1Port Pin AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 ADC
2I2C4/SYS_AF LPTIM1/TIM2/5/15/16/17I2C1/3/TIM1/2/3/4/5/8/20/15/COMP1QUADSPI1/I2C3/4/SAI1/USB/HRTIM1/TIM8/20/15/COMP3I2C1/2/3/4/TIM1/8/16/17QUADSPI1/SPI1/2/3/4/I2S2/3/I2C4/UART4/5/TIM8/InfraredQUADSPI1/SPI2/3/I2S2/3/TIM1/5/8/20/InfraredUSART1/2/3/CAN/COMP7/5/6I2C3/4/UART4/5/LPUART1/COMP1/2/7/4/5/6/3CAN/TIM1/8/15/CAN1/2QUADSPI1/TIM2/3/4/8/17LPTIM1/TIM1/8/CAN1/3FMC/LPUART1/SAI1/HRTIM1/TIM1SAI1SAI1/HRTIM1/OPAMP2UART4/5/SAI1/TIM2/15/UCPD1SYS ADC
3PortAPA0 TIM2_CH1 TIM5_CH1 USART2_CTS COMP1_OUT TIM8_BKIN TIM8_ETR TIM2_ETR EVENTOUTADC12_IN1
4PortAPA1 RTC_REFIN TIM2_CH2 TIM5_CH2 USART2_RTS_DE TIM15_CH1N EVENTOUTADC12_IN2
5PortAPA2 TIM2_CH3 TIM5_CH3 USART2_TX COMP2_OUT TIM15_CH1 QUADSPI1_BK1_NCS LPUART1_TX UCPD1_FRSTX EVENTOUTADC1_IN3
6PortAPA3 TIM2_CH4 TIM5_CH4 SAI1_CK1 USART2_RX TIM15_CH2 QUADSPI1_CLK LPUART1_RX SAI1_MCLK_A EVENTOUTADC1_IN4
7PortAPA4 TIM3_CH2 SPI1_NSS SPI3_NSS/I2S3_WS USART2_CK SAI1_FS_B EVENTOUTADC2_IN17
8PortAPA5 TIM2_CH1 TIM2_ETR SPI1_SCK UCPD1_FRSTX EVENTOUTADC2_IN13
9PortAPA6 TIM16_CH1 TIM3_CH1 TIM8_BKIN SPI1_MISO TIM1_BKIN COMP1_OUT QUADSPI1_BK1_IO3 LPUART1_CTS EVENTOUTADC2_IN3
10PortAPA7 TIM17_CH1 TIM3_CH2 TIM8_CH1N SPI1_MOSI TIM1_CH1N COMP2_OUT QUADSPI1_BK1_IO2 UCPD1_FRSTX EVENTOUTADC2_IN4
11PortAPA8 MCO I2C3_SCL I2C2_SDA I2S2_MCK TIM1_CH1 USART1_CK COMP7_OUT TIM4_ETR CAN3_RX SAI1_CK2 HRTIM1_CHA1 SAI1_SCK_A EVENTOUTADC5_IN1
12PortAPA9 I2C3_SMBA I2C2_SCL I2S3_MCK TIM1_CH2 USART1_TX COMP5_OUT TIM15_BKIN TIM2_CH3 HRTIM1_CHA2 SAI1_FS_A EVENTOUTADC5_IN2
13PortAPA10TIM17_BKIN USB_CRS_SYNC I2C2_SMBA SPI2_MISO TIM1_CH3 USART1_RX COMP6_OUT TIM2_CH4 TIM8_BKIN SAI1_D1 HRTIM1_CHB1 SAI1_SD_A EVENTOUT
14PortAPA11SPI2_MOSI/I2S2_SD TIM1_CH1N USART1_CTS COMP1_OUT CAN1_RX TIM4_CH1 TIM1_CH4 TIM1_BKIN2 HRTIM1_CHB2 EVENTOUT
15PortAPA12TIM16_CH1 I2SCKIN TIM1_CH2N USART1_RTS_DE COMP2_OUT CAN1_TX TIM4_CH2 TIM1_ETR HRTIM1_FLT1 EVENTOUT
16PortAPA13SWDIOJTMS TIM16_CH1N I2C4_SCL I2C1_SCL IR_OUT USART3_CTS TIM4_CH3 SAI1_SD_B EVENTOUT
17PortAPA14SWCLKJTCK LPTIM1_OUT I2C4_SMBA I2C1_SDA TIM8_CH2 TIM1_BKIN USART2_TX SAI1_FS_B EVENTOUT
18PortAPA15JTDI TIM2_CH1 TIM8_CH1 I2C1_SCL SPI1_NSS SPI3_NSS/I2S3_WS USART2_RX UART4_RTS_DE TIM1_BKIN CAN3_TX HRTIM1_FLT2 TIM2_ETR EVENTOUT
19PortBPB0 TIM3_CH3 TIM8_CH2N TIM1_CH2N QUADSPI1_BK1_IO1 HRTIM1_FLT5 UCPD1_FRSTX EVENTOUTADC3_IN12/ADC1_IN15
20PortBPB1 TIM3_CH4 TIM8_CH3N TIM1_CH3N COMP4_OUT QUADSPI1_BK1_IO0 LPUART1_RTS_DE HRTIM1_SCOUT EVENTOUTADC3_IN1/ADC1_IN12
21PortBPB2 RTC_OUT2 LPTIM1_OUT TIM5_CH1 TIM20_CH1 I2C3_SMBA QUADSPI1_BK2_IO1 HRTIM1_SCIN EVENTOUTADC2_IN12
22PortBPB3 JTDOTRACESWOTIM2_CH2 TIM4_ETR USB_CRS_SYNC TIM8_CH1N SPI1_SCK SPI3_SCK/I2S3_CK USART2_TX TIM3_ETR CAN3_RX HRTIM1_SCOUT HRTIM1_EEV9 SAI1_SCK_B EVENTOUT
23PortBPB4 JTRST TIM16_CH1 TIM3_CH1 TIM8_CH2N SPI1_MISO SPI3_MISO USART2_RX UART5_RTS_DE TIM17_BKIN CAN3_TX HRTIM1_EEV7 SAI1_MCLK_B EVENTOUT
24PortBPB5 TIM16_BKIN TIM3_CH2 TIM8_CH3N I2C1_SMBA SPI1_MOSI SPI3_MOSI/I2S3_SD USART2_CK I2C3_SDA CAN2_RX TIM17_CH1 LPTIM1_IN1 SAI1_SD_B HRTIM1_EEV6 UART5_CTS EVENTOUT
25PortBPB6 TIM16_CH1N TIM4_CH1 TIM8_CH1 TIM8_ETR USART1_TX COMP4_OUT CAN2_TX TIM8_BKIN2 LPTIM1_ETR HRTIM1_SCIN HRTIM1_EEV4 SAI1_FS_B EVENTOUT
26PortBPB7 TIM17_CH1N TIM4_CH2 I2C4_SDA I2C1_SDA TIM8_BKIN USART1_RX COMP3_OUT TIM3_CH4 LPTIM1_IN2 FMC_NL HRTIM1_EEV3 UART4_CTS EVENTOUT
27PortBPB8 TIM16_CH1 TIM4_CH3 SAI1_CK1 I2C1_SCL USART3_RX COMP1_OUT CAN1_RX TIM8_CH2 TIM1_BKIN HRTIM1_EEV8 SAI1_MCLK_A EVENTOUT
28PortBPB9 TIM17_CH1 TIM4_CH4 SAI1_D2 I2C1_SDA IR_OUT USART3_TX COMP2_OUT CAN1_TX TIM8_CH3 TIM1_CH3N HRTIM1_EEV5 SAI1_FS_A EVENTOUT
29PortBPB10TIM2_CH3 USART3_TX LPUART1_RX QUADSPI1_CLK TIM1_BKIN HRTIM1_FLT3 SAI1_SCK_A EVENTOUT
30PortBPB11TIM2_CH4 USART3_RX LPUART1_TX QUADSPI1_BK1_NCS HRTIM1_FLT4 EVENTOUTADC12_IN14
31PortBPB12TIM5_ETR I2C2_SMBA SPI2_NSS/I2S2_WS TIM1_BKIN USART3_CK LPUART1_RTS_DE CAN2_RX HRTIM1_CHC1 EVENTOUTADC4_IN3/ADC1_IN11
32PortBPB13SPI2_SCK/I2S2_CK TIM1_CH1N USART3_CTS LPUART1_CTS CAN2_TX HRTIM1_CHC2 EVENTOUTADC3_IN5
33PortBPB14TIM15_CH1 SPI2_MISO TIM1_CH2N USART3_RTS_DE COMP4_OUT HRTIM1_CHD1 EVENTOUTADC4_IN4/ADC1_IN5
34PortBPB15RTC_REFIN TIM15_CH2 TIM15_CH1N COMP3_OUT TIM1_CH3N SPI2_MOSI/I2S2_SD HRTIM1_CHD2 EVENTOUTADC4_IN5/ADC2_IN15
35PortCPC0 LPTIM1_IN1 TIM1_CH1 LPUART1_RX EVENTOUTADC12_IN6
36PortCPC1 LPTIM1_OUT TIM1_CH2 LPUART1_TX QUADSPI1_BK2_IO0 SAI1_SD_A EVENTOUTADC12_IN7
37PortCPC2 LPTIM1_IN2 TIM1_CH3 COMP3_OUT TIM20_CH2 QUADSPI1_BK2_IO1 EVENTOUTADC12_IN8
38PortCPC3 LPTIM1_ETR TIM1_CH4 SAI1_D1 TIM1_BKIN2 QUADSPI1_BK2_IO2 SAI1_SD_A EVENTOUTADC12_IN9
39PortCPC4 TIM1_ETR I2C2_SCL USART1_TX QUADSPI1_BK2_IO3 EVENTOUTADC2_IN5
40PortCPC5 TIM15_BKIN SAI1_D3 TIM1_CH4N USART1_RX HRTIM1_EEV10 EVENTOUTADC2_IN11
41PortCPC6 TIM3_CH1 HRTIM1_EEV10 TIM8_CH1 I2S2_MCK COMP6_OUT I2C4_SCL HRTIM1_CHF1 EVENTOUT
42PortCPC7 TIM3_CH2 HRTIM1_FLT5 TIM8_CH2 I2S3_MCK COMP5_OUT I2C4_SDA HRTIM1_CHF2 EVENTOUT
43PortCPC8 TIM3_CH3 HRTIM1_CHE1 TIM8_CH3 TIM20_CH3 COMP7_OUT I2C3_SCL EVENTOUT
44PortCPC9 TIM3_CH4 HRTIM1_CHE2 TIM8_CH4 I2SCKIN TIM8_BKIN2 I2C3_SDA EVENTOUT
45PortCPC10TIM8_CH1N UART4_TX SPI3_SCK/I2S3_CK USART3_TX HRTIM1_FLT6 EVENTOUT
46PortCPC11HRTIM1_EEV2 TIM8_CH2N UART4_RX SPI3_MISO USART3_RX I2C3_SDA EVENTOUT
47PortCPC12TIM5_CH2 HRTIM1_EEV1 TIM8_CH3N UART5_TX SPI3_MOSI/I2S3_SD USART3_CK UCPD1_FRSTX EVENTOUT
48PortCPC13TIM1_BKIN TIM1_CH1N TIM8_CH4N EVENTOUT
49PortCPC14EVENTOUT
50PortCPC15EVENTOUT
51PortDPD0 TIM8_CH4N CAN1_RX FMC_D2 EVENTOUT
52PortDPD1 TIM8_CH4 TIM8_BKIN2 CAN1_TX FMC_D3 EVENTOUT
53PortDPD2 TIM3_ETR TIM8_BKIN UART5_RX EVENTOUT
54PortDPD3 TIM2_CH1/TIM2_ETR USART2_CTS QUADSPI1_BK2_NCS FMC_CLK EVENTOUT
55PortDPD4 TIM2_CH2 USART2_RTS_DE QUADSPI1_BK2_IO0 FMC_NOE EVENTOUT
56PortDPD5 USART2_TX QUADSPI1_BK2_IO1 FMC_NWE EVENTOUT
57PortDPD6 TIM2_CH4 SAI1_D1 USART2_RX QUADSPI1_BK2_IO2 FMC_NWAIT SAI1_SD_A EVENTOUT
58PortDPD7 TIM2_CH3 USART2_CK QUADSPI1_BK2_IO3 FMC_NCE/FMC_NE1 EVENTOUT
59PortDPD8 USART3_TX FMC_D13 EVENTOUTADC4_IN12/ADC5_IN12
60PortDPD9 USART3_RX FMC_D14 EVENTOUTADC4_IN13/ADC5_IN13
61PortDPD10USART3_CK FMC_D15 EVENTOUTADC345_IN7
62PortDPD11TIM5_ETR I2C4_SMBA USART3_CTS FMC_A16 EVENTOUTADC345_IN8
63PortDPD12TIM4_CH1 USART3_RTS_DE FMC_A17 EVENTOUTADC345_IN9
64PortDPD13TIM4_CH2 FMC_A18 EVENTOUTADC345_IN10
65PortDPD14TIM4_CH3 FMC_D0 EVENTOUTADC345_IN11
66PortDPD15TIM4_CH4 SPI2_NSS FMC_D1 EVENTOUT
67PortEPE0 TIM4_ETR TIM20_CH4N TIM16_CH1 TIM20_ETR USART1_TX CAN1_RXFD FMC_NBL0 EVENTOUT
68PortEPE1 TIM17_CH1 TIM20_CH4 USART1_RX FMC_NBL1 EVENTOUT
69PortEPE2 TRACECK TIM3_CH1 SAI1_CK1 SPI4_SCK TIM20_CH1 FMC_A23 SAI1_MCLK_A EVENTOUT
70PortEPE3 TRACED0 TIM3_CH2 SPI4_NSS TIM20_CH2 FMC_A19 SAI1_SD_B EVENTOUT
71PortEPE4 TRACED1 TIM3_CH3 SAI1_D2 SPI4_NSS TIM20_CH1N FMC_A20 SAI1_FS_A EVENTOUT
72PortEPE5 TRACED2 TIM3_CH4 SAI1_CK2 SPI4_MISO TIM20_CH2N FMC_A21 SAI1_SCK_A EVENTOUT
73PortEPE6 TRACED3 SAI1_D1 SPI4_MOSI TIM20_CH3N FMC_A22 SAI1_SD_A EVENTOUT
74PortEPE7 TIM1_ETR FMC_D4 SAI1_SD_B EVENTOUTADC3_IN4
75PortEPE8 TIM5_CH3 TIM1_CH1N FMC_D5 SAI1_SCK_B EVENTOUTADC345_IN6
76PortEPE9 TIM5_CH4 TIM1_CH1 FMC_D6 SAI1_FS_B EVENTOUTADC3_IN2
77PortEPE10TIM1_CH2N QUADSPI1_CLK FMC_D7 SAI1_MCLK_B EVENTOUTADC345_IN14
78PortEPE11TIM1_CH2 SPI4_NSS QUADSPI1_BK1_NCS FMC_D8 EVENTOUTADC345_IN15
79PortEPE12TIM1_CH3N SPI4_SCK QUADSPI1_BK1_IO0 FMC_D9 EVENTOUTADC345_IN16
80PortEPE13TIM1_CH3 SPI4_MISO QUADSPI1_BK1_IO1 FMC_D10 EVENTOUTADC3_IN3
81PortEPE14TIM1_CH4 SPI4_MOSI TIM1_BKIN2 QUADSPI1_BK1_IO2 FMC_D11 EVENTOUTADC4_IN1
82PortEPE15TIM1_BKIN TIM1_CH4N USART3_RX QUADSPI1_BK1_IO3 FMC_D12 EVENTOUTADC4_IN2
83PortFPF0 I2C2_SDA SPI2_NSS/I2S2_WS TIM1_CH3N EVENTOUTADC1_IN10
84PortFPF1 SPI2_SCK/I2S2_CK EVENTOUTADC2_IN10
85PortFPF2 TIM20_CH3 I2C2_SMBA FMC_A2 EVENTOUT
86PortFPF3 TIM20_CH4 I2C3_SCL FMC_A3 EVENTOUT
87PortFPF4 COMP1_OUT TIM20_CH1N I2C3_SDA FMC_A4 EVENTOUT
88PortFPF5 TIM20_CH2N FMC_A5 EVENTOUT
89PortFPF6 TIM5_ETR TIM4_CH4 SAI1_SD_B I2C2_SCL TIM5_CH1 USART3_RTS QUADSPI1_BK1_IO3 EVENTOUT
90PortFPF7 TIM20_BKIN TIM5_CH2 QUADSPI1_BK1_IO2 FMC_A1 SAI1_MCLK_B EVENTOUT
91PortFPF8 TIM20_BKIN2 TIM5_CH3 QUADSPI1_BK1_IO0 FMC_A24 SAI1_SCK_B EVENTOUT
92PortFPF9 TIM20_BKIN TIM15_CH1 SPI2_SCK TIM5_CH4 QUADSPI1_BK1_IO1 FMC_A25 SAI1_FS_B EVENTOUT
93PortFPF10TIM20_BKIN2 TIM15_CH2 SPI2_SCK QUADSPI1_CLK FMC_A0 SAI1_D3 EVENTOUT
94PortFPF11TIM20_ETR FMC_NE4 EVENTOUT
95PortFPF12TIM20_CH1 FMC_A6 EVENTOUT
96PortFPF13TIM20_CH2 I2C4_SMBA FMC_A7 EVENTOUT
97PortFPF14TIM20_CH3 I2C4_SCL FMC_A8 EVENTOUT
98PortFPF15TIM20_CH4 I2C4_SDA FMC_A9 EVENTOUT
99PortGPG0 TIM20_CH1N FMC_A10 EVENTOUT
100PortGPG1 TIM20_CH2N FMC_A11 EVENTOUT
101PortGPG2 TIM20_CH3N SPI1_SCK FMC_A12 EVENTOUT
102PortGPG3 TIM20_BKIN I2C4_SCL SPI1_MISO TIM20_CH4N FMC_A13 EVENTOUT
103PortGPG4 TIM20_BKIN2 I2C4_SDA SPI1_MOSI FMC_A14 EVENTOUT
104PortGPG5 TIM20_ETR SPI1_NSS LPUART1_CTS FMC_A15 EVENTOUT
105PortGPG6 TIM20_BKIN I2C3_SMBA LPUART1_RTS_DE FMC_INT EVENTOUT
106PortGPG7 SAI1_CK1 I2C3_SCL LPUART1_TX FMC_INT SAI1_MCLK_A EVENTOUT
107PortGPG8 I2C3_SDA LPUART1_RX FMC_NE3 EVENTOUT
108PortGPG9 SPI3_SCK USART1_TX FMC_NCE/FMC_NE2 TIM15_CH1N EVENTOUT
109PortGPG10MCO EVENTOUT