58112fc49a
Configures the I2S PLL to produce a frequency that the I2S clock generator can use to create an optimal SCK frequency. The I2S PLL configuration table is automatically generated at build time. Fixes issue #10280. Signed-off-by: Mike Teachman <mike.teachman@gmail.com> |
||
---|---|---|
.. | ||
bare-arm | ||
cc3200 | ||
embed | ||
esp32 | ||
esp8266 | ||
mimxrt | ||
minimal | ||
nrf | ||
pic16bit | ||
powerpc | ||
qemu-arm | ||
renesas-ra | ||
rp2 | ||
samd | ||
stm32 | ||
unix | ||
webassembly | ||
windows | ||
zephyr |